Bill Jenkins, Principal Product Line Manger, AI for FPGAs, Intel, talks with theCUBE's Jeff Frick at Super Computing 2017 in Denver, Colorado.
AI could fly to the IoT edge on time with FPGAs
https://siliconangle.com/2017/12/13/ai-could-fly-to-the-iot-edge-on-time-with-fpgas-sc17/
Lugging all data from “internet of things” connected devices back to the cloud for processing may work in theory or testing but not so much when a developed product goes live. For a product to claim artificial intelligence, it must show its stuff with on-the-spot, instant inferences; there’s no time for trips back to the data center. This means edge hardware has to chip in on compute power.
“We need that compute in the data center, but we have to start pushing it out into the edge,” said Bill Jenkins (pictured), product line manager of AI for field programmable gate arrays, or FPGAs, at Intel. A new class of smarter edge hardware is now needed to compute that data. Sprucing up devices with flexible, programmable hardware like FPGAs can help them be all they can be, he added.
“We want to make those smarter so that we can do more compute to offload the amount of data that needs to be sent back to the data center as much as possible,” Jenkins said.
He spoke with Jeff Frick (@JeffFrick), host of theCUBE, SiliconANGLE Media’s mobile livestreaming studio, during the Supercomputing event in Denver, Colorado. (* Disclosure below.)
FP (future proof) GAs
Much training of AI and machine learning models on big data takes place in the cloud or data centers — and that’s fine. “But now people are building products around it,” Jenkins said. That means that time-to-inference must be super short. In the case of autonomous vehicles, for instance, “where someone’s crossing the road, I’m not waiting two seconds to figure out it’s a person,” he added.
It also changes data scientists’ and developers’ outlooks on hardware at the edge. “They realize that they don’t want to compensate for limitations in hardware; they want to work around them,” Jenkins stated.
FPGAs are one route around those limitations. For instance, once a network is trained, people often go back to retrain and may find accuracy pleasing but performance wanting. “So then they start lowering the precision,” Jenkins said. Not ideal. FPGA’s flexibility allows them to adjust network technicalities without losing as much precision, he added.
And if FPGA users decide to go a different way later on, they can reprogram the chips. “So it gives you that future-proofing, that capability to sustain different typologies, different architectures, different previsions to kind of keep people going with the same piece of hardware without having to say, ‘Spin up a new ASIC [application-specific integrated circuit],'” Jenkins concluded.
(* Disclosure: TheCUBE is a paid media partner for the Super Computing 2017 conference. Neither Intel, the event sponsor, nor other sponsors have editorial control over content on theCUBE or SiliconANGLE.)
@Intel #Intel @SiliconANGLE theCUBE #theCUBE @theCUBE #SC17 #SC2017
Forgot Password
Almost there!
We just sent you a verification email. Please verify your account to gain access to
Super Computing Conference 2017. If you don’t think you received an email check your
spam folder.
In order to sign in, enter the email address you used to registered for the event. Once completed, you will receive an email with a verification link. Open this link to automatically sign into the site.
Register For Super Computing Conference 2017
Please fill out the information below. You will recieve an email with a verification link confirming your registration. Click the link to automatically sign into the site.
You’re almost there!
We just sent you a verification email. Please click the verification button in the email. Once your email address is verified, you will have full access to all event content for Super Computing Conference 2017.
I want my badge and interests to be visible to all attendees.
Checking this box will display your presense on the attendees list, view your profile and allow other attendees to contact you via 1-1 chat. Read the Privacy Policy. At any time, you can choose to disable this preference.
Select your Interests!
add
Upload your photo
Uploading..
OR
Connect via Twitter
Connect via Linkedin
EDIT PASSWORD
Share
Forgot Password
Almost there!
We just sent you a verification email. Please verify your account to gain access to
Super Computing Conference 2017. If you don’t think you received an email check your
spam folder.
In order to sign in, enter the email address you used to registered for the event. Once completed, you will receive an email with a verification link. Open this link to automatically sign into the site.
Sign in to gain access to Super Computing Conference 2017
Please sign in with LinkedIn to continue to Super Computing Conference 2017. Signing in with LinkedIn ensures a professional environment.
Are you sure you want to remove access rights for this user?
Details
Manage Access
email address
Community Invitation
Bill Jenkins, Intel | Super Computing 2017
Bill Jenkins, Principal Product Line Manger, AI for FPGAs, Intel, talks with theCUBE's Jeff Frick at Super Computing 2017 in Denver, Colorado.
AI could fly to the IoT edge on time with FPGAs
https://siliconangle.com/2017/12/13/ai-could-fly-to-the-iot-edge-on-time-with-fpgas-sc17/
Lugging all data from “internet of things” connected devices back to the cloud for processing may work in theory or testing but not so much when a developed product goes live. For a product to claim artificial intelligence, it must show its stuff with on-the-spot, instant inferences; there’s no time for trips back to the data center. This means edge hardware has to chip in on compute power.
“We need that compute in the data center, but we have to start pushing it out into the edge,” said Bill Jenkins (pictured), product line manager of AI for field programmable gate arrays, or FPGAs, at Intel. A new class of smarter edge hardware is now needed to compute that data. Sprucing up devices with flexible, programmable hardware like FPGAs can help them be all they can be, he added.
“We want to make those smarter so that we can do more compute to offload the amount of data that needs to be sent back to the data center as much as possible,” Jenkins said.
He spoke with Jeff Frick (@JeffFrick), host of theCUBE, SiliconANGLE Media’s mobile livestreaming studio, during the Supercomputing event in Denver, Colorado. (* Disclosure below.)
FP (future proof) GAs
Much training of AI and machine learning models on big data takes place in the cloud or data centers — and that’s fine. “But now people are building products around it,” Jenkins said. That means that time-to-inference must be super short. In the case of autonomous vehicles, for instance, “where someone’s crossing the road, I’m not waiting two seconds to figure out it’s a person,” he added.
It also changes data scientists’ and developers’ outlooks on hardware at the edge. “They realize that they don’t want to compensate for limitations in hardware; they want to work around them,” Jenkins stated.
FPGAs are one route around those limitations. For instance, once a network is trained, people often go back to retrain and may find accuracy pleasing but performance wanting. “So then they start lowering the precision,” Jenkins said. Not ideal. FPGA’s flexibility allows them to adjust network technicalities without losing as much precision, he added.
And if FPGA users decide to go a different way later on, they can reprogram the chips. “So it gives you that future-proofing, that capability to sustain different typologies, different architectures, different previsions to kind of keep people going with the same piece of hardware without having to say, ‘Spin up a new ASIC [application-specific integrated circuit],'” Jenkins concluded.
(* Disclosure: TheCUBE is a paid media partner for the Super Computing 2017 conference. Neither Intel, the event sponsor, nor other sponsors have editorial control over content on theCUBE or SiliconANGLE.)
@Intel #Intel @SiliconANGLE theCUBE #theCUBE @theCUBE #SC17 #SC2017
